{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:50:16Z","timestamp":1725612616707},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841140","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"93-96","source":"Crossref","is-referenced-by-count":1,"title":["RapidLink: A network-on-chip architecture with double-data-rate links"],"prefix":"10.1109","author":[{"given":"Anastasios","family":"Psarras","sequence":"first","affiliation":[]},{"given":"Savvas","family":"Moisidis","sequence":"additional","affiliation":[]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073832"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560277"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"key":"ref14","first-page":"417","article-title":"A new design of double edge triggered flip-flops","author":"wu","year":"1998","journal-title":"Asia and South Pacific Design Automation Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.116"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.253","article-title":"Elastistore: An elastic buffer architecture for network-on-chip routers","author":"seitanidis","year":"2014","journal-title":"Proc of Design Automation and Test in Europe"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.05.005"},{"key":"ref3","article-title":"Towards high-performance bufferless nocs with scepter","author":"daya","year":"2015","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref6","article-title":"Swift: A low-power network-on-chip implementing the token flow control router architecture with swing-reduced interconnects","author":"postman","year":"2012","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488850"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2016,12,11]]},"location":"Monte Carlo, Monaco","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841140.pdf?arnumber=7841140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T07:11:24Z","timestamp":1568790684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841140","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}