{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:51:21Z","timestamp":1725612681876},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841214","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"388-391","source":"Crossref","is-referenced-by-count":3,"title":["A dynamic cache reconfiguration platform for soft real-time systems"],"prefix":"10.1109","author":[{"given":"Osvaldo","family":"Navarro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Leiding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"journal-title":"Evaluating future microprocessors The simplescalar tool set University of Wisconsin-Madison Computer Sciences Department","year":"1996","author":"burger","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref11","article-title":"Cacti 4.0","author":"tarjan","year":"2006","journal-title":"Technical Report HPL-2006–86 HP Laboratories Palo Alto Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"journal-title":"Real-Time Systems","year":"2000","author":"liu","key":"ref7"},{"key":"ref2","first-page":"7","article-title":"Intel core","year":"0","journal-title":"Processor Specification"},{"article-title":"SPEC CPU2006 Documentation","year":"2011","author":"henning","key":"ref9"},{"year":"0","key":"ref1","article-title":"Pentium iii xeon processor at 600 mhz to 1 ghz with 256kb 12 cache datasheet"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2016,12,11]]},"location":"Monte Carlo, Monaco","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841214.pdf?arnumber=7841214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:54:22Z","timestamp":1513176862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841214","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}