{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:12:31Z","timestamp":1755792751571,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841219","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"408-411","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of emerging TSV-enabled main memories on the PARSEC benchmark"],"prefix":"10.1109","author":[{"given":"Rodrigo","family":"Cataldo","sequence":"first","affiliation":[{"name":"Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guilherme","family":"Korol","sequence":"additional","affiliation":[{"name":"Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Fernandes","sequence":"additional","affiliation":[{"name":"Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gustavo","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debora","family":"Matos","sequence":"additional","affiliation":[{"name":"Universidade Estadual do Rio Grande do Sul (UERGS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C\u00e9sar","family":"Marcon","sequence":"additional","affiliation":[{"name":"Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Modeling and Analysis of a Cache Coherent Interconnect","year":"2012","author":"wiener","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"journal-title":"JESD235","article-title":"JEDEC Standard High Bandwidth Memory (HBM) DRAM","year":"2015","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"journal-title":"JEDEC Publishes Wide I\/O 2 Mobile DRAM Standard","year":"2014","key":"ref4"},{"journal-title":"AMD's high-bandwidth memory explained-Inside the next generation of graphics memory","year":"2015","author":"wasson","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"A Logic-base Interconnect for Supporting Near Memory Computation in the Hybrid Memory Cube","author":"azarkhish","year":"2014","journal-title":"Workshop on Near-Data Processing (WoNDP MICRO)"},{"key":"ref5","first-page":"1","article-title":"3D — What's Next","author":"kimmich","year":"2013","journal-title":"D43D Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"article-title":"Performance Exploration of the Hybrid Memory Cube","year":"2014","author":"rosenfeld","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.11.004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2016,12,11]]},"location":"Monte Carlo, Monaco","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841219.pdf?arnumber=7841219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:43:21Z","timestamp":1755197001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7841219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841219","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}