{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T04:28:11Z","timestamp":1775881691683,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841278","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"620-623","source":"Crossref","is-referenced-by-count":6,"title":["Quadratic timing objectives for incremental timing-driven placement optimization"],"prefix":"10.1109","author":[{"given":"Mateus","family":"Fogaca","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Flach","sequence":"additional","affiliation":[]},{"given":"Jucemar","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"Marcelo","family":"Johann","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185188"},{"key":"ref11","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521529"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372671"},{"key":"ref14","article-title":"Multilevel fixed-point-addition-based vlsi placement","author":"hu","year":"2005","journal-title":"TCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167530"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744867"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/127601.122882"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872359"},{"key":"ref2","article-title":"A Standard-Cell Placement Tool for Designs with High Row Utilization","author":"yang","year":"2002","journal-title":"ICCD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-95868-2_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Monte Carlo, Monaco","start":{"date-parts":[[2016,12,11]]},"end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841278.pdf?arnumber=7841278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T17:51:30Z","timestamp":1488390690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841278","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}