{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:20:05Z","timestamp":1730240405102,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841279","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"624-627","source":"Crossref","is-referenced-by-count":2,"title":["Exploiting parallelism to speed up circuit legalization"],"prefix":"10.1109","author":[{"given":"Renan","family":"Netto","sequence":"first","affiliation":[]},{"given":"Chrystian","family":"Guth","sequence":"additional","affiliation":[]},{"given":"Vinicius","family":"Livramento","sequence":"additional","affiliation":[]},{"given":"Marcio","family":"Castro","sequence":"additional","affiliation":[]},{"given":"Laercio Lima","family":"Pilla","sequence":"additional","affiliation":[]},{"given":"Jose Luis","family":"Guntzel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"361","article-title":"Iccad-2014 cad contest in incremental timing-driven placement and benchmark suite","author":"kim","year":"2014","journal-title":"ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593120"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004188"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372612"},{"year":"2016","key":"ref15","article-title":"Ophidian: Open source library for physical design research and teaching"},{"year":"2016","key":"ref16","article-title":"The openmp api"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref3","first-page":"370","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","volume":"6","author":"hill","year":"2002","journal-title":"US Patent"},{"key":"ref6","first-page":"291","article-title":"Fast legalization for standard cell placement with simultaneous wirelength and displacement minimization","author":"ho","year":"2010","journal-title":"IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip Springer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065712"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176579"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2016,12,11]]},"location":"Monte Carlo, Monaco","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841279.pdf?arnumber=7841279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T17:36:04Z","timestamp":1488389764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841279","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}