{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T23:24:42Z","timestamp":1773789882922,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841293","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"680-683","source":"Crossref","is-referenced-by-count":4,"title":["Low-power low-voltage CMOS analog signal processing circuits using a functional core"],"prefix":"10.1109","author":[{"given":"Cosmin","family":"Popa","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0416-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1990.0074"},{"key":"ref12","first-page":"1330","article-title":"Linear Bilateral CMOS Resistor for Neural-type Circuits","volume":"2","author":"sellami","year":"1997","journal-title":"Proceedings of the 40th Midwest Symposium on Circuits and Systems"},{"key":"ref13","first-page":"1330","article-title":"Linear Bilateral CMOS Resistor for Neural-type Circuits","volume":"2","author":"sellami","year":"1997","journal-title":"Proceedings of the 40th Midwest Symposium on Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529705"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809520"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2009.5167644"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537591"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853248"},{"key":"ref2","first-page":"443","article-title":"Differential, CMOS Linear Power Amplifier with 2nd Harmonic Termination at Common Source Node","author":"kang","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464901"},{"key":"ref9","article-title":"Synthesis of computational structures for analog signal processing","volume":"449","author":"popa","year":"2011","journal-title":"Springer publishing house"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Monte Carlo, Monaco","start":{"date-parts":[[2016,12,11]]},"end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841293.pdf?arnumber=7841293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T23:00:19Z","timestamp":1506985219000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841293","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}