{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:43:43Z","timestamp":1729637023682,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/icecs.2016.7841303","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:21Z","timestamp":1486482981000},"page":"720-723","source":"Crossref","is-referenced-by-count":0,"title":["An investigation on FPGA based energy profiling of multi-core embedded architectures"],"prefix":"10.1109","author":[{"given":"Marius","family":"Marcu","sequence":"first","affiliation":[]},{"given":"Madalin","family":"Ghenea","sequence":"additional","affiliation":[]},{"given":"Cosmin","family":"Cernazanu-Glavan","sequence":"additional","affiliation":[]},{"given":"Marian","family":"Ionascu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Rapid Energy Estimation of Computations on FPGA based Soft Processors","year":"0","author":"ou","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.3.6.1-14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICHQP.2012.6381240"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CSCI.2014.133"},{"key":"ref8","article-title":"LowCost Hardware Profiling of Run-Time and Energy in FPGA Embedded Processors","author":"aldham","year":"2011","journal-title":"Proc IEEE Int Conf Application-Specific Systems Architectures and Processors (ASAP)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2198657"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.08.003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_21"},{"key":"ref1","article-title":"Power Performance Profiling of 3-D Stencil Computationon an FPGA Accelerator for Efficient Pipeline Optimization","volume":"43","author":"okina","year":"2015","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2016,12,11]]},"location":"Monte Carlo, Monaco","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7829200\/7841114\/07841303.pdf?arnumber=7841303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:23:46Z","timestamp":1513178626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7841303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs.2016.7841303","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}