{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T03:53:52Z","timestamp":1777262032766,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/icecs.2017.8291999","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T16:14:16Z","timestamp":1519316056000},"page":"270-273","source":"Crossref","is-referenced-by-count":10,"title":["Temperature dependence and ZTC bias point evaluation of sub 20nm bulk multigate devices"],"prefix":"10.1109","author":[{"given":"Ygor Q.","family":"Aguiar","sequence":"first","affiliation":[]},{"given":"Alexandra L.","family":"Zimpeck","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[]},{"given":"Ricardo A. L.","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318794"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReTIS.2015.7232926"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2003.1221121"},{"key":"ref13","first-page":"5","article-title":"Tri-Gate Transistor Architecture with High-k Gatend Strain Engineering","volume":"0","author":"kavalieros","year":"2006","journal-title":"Symp VLSI Technol 2006 Diz Tech Pav"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537930"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-006-0009-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.823848"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2015.7129173"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574554"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281296"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE1503393M"},{"key":"ref8","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.772508"},{"key":"ref2","first-page":"56","article-title":"Temperature effects on threshold voltage and mobility for partially depleted SOI MOSFET","volume":"42","author":"goel","year":"2012","journal-title":"International Journal of Computer Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228414","article-title":"Exploring sub-20nm FinFFT design with nredictive technoloov models","author":"sinha","year":"2012","journal-title":"DAC"}],"event":{"name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Batumi","start":{"date-parts":[[2017,12,5]]},"end":{"date-parts":[[2017,12,8]]}},"container-title":["2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8283844\/8291994\/08291999.pdf?arnumber=8291999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T09:19:44Z","timestamp":1570785584000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8291999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2017.8291999","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}