{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:20:34Z","timestamp":1730240434609,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/icecs.2017.8292073","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T21:14:16Z","timestamp":1519334056000},"page":"42-45","source":"Crossref","is-referenced-by-count":2,"title":["A post-processing methodology to improve the automatic design of CMOS gates at layout-level"],"prefix":"10.1109","author":[{"given":"Gustavo","family":"Smaniotto","sequence":"first","affiliation":[]},{"given":"Regis","family":"Zanandrea","sequence":"additional","affiliation":[]},{"given":"Maicon","family":"Cardoso","sequence":"additional","affiliation":[]},{"given":"Renato","family":"de Souza","sequence":"additional","affiliation":[]},{"given":"Matheus","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Felipe","family":"Marques","sequence":"additional","affiliation":[]},{"given":"Leomar","family":"da Rosa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.79"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/31.1740"},{"key":"ref5","article-title":"Graph-based transistor network generation method for supergate design","author":"possani","year":"2015","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-16766-8_11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2498\/cit.1000731"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"ref9","first-page":"41","volume":"1","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/81.238345"}],"event":{"name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2017,12,5]]},"location":"Batumi","end":{"date-parts":[[2017,12,8]]}},"container-title":["2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8283844\/8291994\/08292073.pdf?arnumber=8292073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,19]],"date-time":"2018-03-19T22:11:14Z","timestamp":1521497474000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8292073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2017.8292073","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}