{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T05:58:50Z","timestamp":1744783130590,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/icecs.2017.8292078","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T21:14:16Z","timestamp":1519334056000},"page":"298-301","source":"Crossref","is-referenced-by-count":19,"title":["Exploring the use of parallel prefix adder topologies into approximate adder circuits"],"prefix":"10.1109","author":[{"given":"Morgana","family":"Macedo","sequence":"first","affiliation":[]},{"given":"Leonardo","family":"Soares","sequence":"additional","affiliation":[]},{"given":"Bianca","family":"Silveira","sequence":"additional","affiliation":[]},{"given":"Claudio M.","family":"Diniz","sequence":"additional","affiliation":[]},{"given":"Eduardo A. C.","family":"da Costa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182095"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref5","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"12th International Symposium on Integrated Circuits ISIC09"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref9","first-page":"2249","article-title":"Parallel Prefix Han-Carlson Adder","author":"gedam","year":"0","journal-title":"International Journal of Research in Engineering and Applied Sciences ISSN (Print)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"}],"event":{"name":"2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2017,12,5]]},"location":"Batumi","end":{"date-parts":[[2017,12,8]]}},"container-title":["2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8283844\/8291994\/08292078.pdf?arnumber=8292078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T13:19:58Z","timestamp":1570799998000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8292078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2017.8292078","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}