{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:48:12Z","timestamp":1765356492161},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617841","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"381-384","source":"Crossref","is-referenced-by-count":14,"title":["VerMI: Verification Tool for Masked Implementations"],"prefix":"10.1109","author":[{"given":"Victor","family":"Arribas","sequence":"first","affiliation":[]},{"given":"Svetla","family":"Nikova","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"Rijmen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49445-6_21"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-52993-5_11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.21"},{"journal-title":"Higher-Order Side-Channel Protected Implementations of Keccak","year":"2017","author":"gross","key":"ref13"},{"key":"ref14","article-title":"Sleuth: Automated verification of software power analysis countermeasures","author":"bayrak","year":"2013","journal-title":"CHES"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.46586\/tches.v2018.i1.269-290","article-title":"Rhythmic keccak: Sea security and low latency in hw","author":"arribas","year":"2018","journal-title":"IACR TCHES"},{"journal-title":"Combinatorial Logic Design for AES SubByte Transformation on Masked Data","year":"2003","author":"trichina","key":"ref16"},{"key":"ref17","article-title":"Private Circuits: Securing Hardware against Probing Attacks","author":"ishai","year":"2003","journal-title":"Crypto"},{"key":"ref18","article-title":"Building power analysis resistant implementations of Keccak","author":"bertoni","year":"2010","journal-title":"Second SHA-3 Candidate Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_7"},{"key":"ref4","article-title":"Consolidating Masking Schemes","author":"reparaz","year":"2015","journal-title":"Crypto"},{"key":"ref3","article-title":"Higher-order threshold implementations","author":"bilgin","year":"2014","journal-title":"ASIACRYPT"},{"key":"ref6","article-title":"Test Vector Leakage Assessment (TVLA) methodology in practice","author":"cooper","year":"2013","journal-title":"International Cryptographic Module Conference"},{"key":"ref5","article-title":"An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order","author":"gro\u00df","year":"2017","journal-title":"CT-RSA"},{"key":"ref8","article-title":"Formal Verification of Side-channel Countermeasures via Elementary Circuit Transformations","author":"coron","year":"2017","journal-title":"Cryptology-eprint-archive"},{"key":"ref7","article-title":"Verified Proofs of Higher-Order Masking","author":"barthe","year":"2015","journal-title":"Eurocrypt"},{"key":"ref2","article-title":"Threshold implementations against side-channel attacks and glitches","author":"nikova","year":"2006","journal-title":"ICICS"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref1"},{"key":"ref9","article-title":"Formal Verification of Masked Hardware Implementations in the Presence of Glitches","author":"bloem","year":"2018","journal-title":"Eurocrypt"},{"key":"ref20","article-title":"Efficient and First-Order DPA Resistant Implementations of Keccak","author":"bilgin","year":"2014","journal-title":"CARDIS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996428"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617841.pdf?arnumber=8617841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T06:40:40Z","timestamp":1606113640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617841","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}