{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T18:32:01Z","timestamp":1769538721873,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617852","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T00:16:09Z","timestamp":1548288969000},"page":"433-436","source":"Crossref","is-referenced-by-count":5,"title":["The Suitability of the SPR-MP Method to Evaluate the Reliability of Logic Circuits"],"prefix":"10.1109","author":[{"given":"Matheus F.","family":"Pontes","sequence":"first","affiliation":[{"name":"Centro de Ciências Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brazil"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Centro de Ciências Computacionais - C3, Universidade Federal do Rio Grande - FURG, Rio Grande, Brazil"}]},{"given":"Rafael B.","family":"Schvittz","sequence":"additional","affiliation":[{"name":"Programa de Pós-Graduação em Computação - PPGC, Universidade Federal de Pelotas - UFPel, Pelotas, Brazil"}]},{"given":"S. Leomar","family":"Rosa","sequence":"additional","affiliation":[{"name":"Programa de Pós-Graduação em Computação - PPGC, Universidade Federal de Pelotas - UFPel, Pelotas, Brazil"}]},{"given":"Denis T.","family":"Franco","sequence":"additional","affiliation":[{"name":"Programa de Pós-Graduação em Computação - PPGC, Universidade Federal de Pelotas - UFPel, Pelotas, Brazil"}]}],"member":"263","reference":[{"key":"ref4","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","author":"patel","year":"2003","journal-title":"Proceedings of the International Workshop on Logic and Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/529392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126613500643"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674942"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.116"},{"key":"ref2","author":"kravets","year":"2001","journal-title":"Constructive multi-level synthesis by way of functional properties"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.03.013"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Bordeaux, France","start":{"date-parts":[[2018,12,9]]},"end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617852.pdf?arnumber=8617852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:24:23Z","timestamp":1769491463000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617852","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}