{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:36:45Z","timestamp":1725421005256},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617946","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"245-248","source":"Crossref","is-referenced-by-count":1,"title":["DROP: Distributed Run-Time and Power Constraint Mapping for Many-Core Systems"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Mohammad","sequence":"first","affiliation":[]},{"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391693"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391658"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.33"},{"key":"ref14","first-page":"39","article-title":"Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller","author":"chen","year":"2010","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2536747.2536762"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039390"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488942"},{"key":"ref2","article-title":"The future of many core computing: A tale of two processors","author":"mattson","year":"2010","journal-title":"Intel Labs Report"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1359"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3182173"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617946.pdf?arnumber=8617946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T04:18:49Z","timestamp":1598242729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617946","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}