{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:09:33Z","timestamp":1782400173952,"version":"3.54.5"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617955","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"157-160","source":"Crossref","is-referenced-by-count":15,"title":["Monolithic 3D: an alternative to advanced CMOS scaling, technology perspectives and associated design methodology challenges"],"prefix":"10.1109","author":[{"given":"Pascal","family":"Vivet","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastien","family":"Thuries","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Olivier","family":"Billoint","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sylvain","family":"Choisnet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Didier","family":"Lattard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Perrine","family":"Batude","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560531"},{"key":"ref11","article-title":"Cascade2D: A Design-Aware Partitioning Approach to Monolithic 3D IC with 2D Commercial Tools","author":"chang","year":"0","journal-title":"ICC 2016"},{"key":"ref12","article-title":"A comprehensive study of Monolithic 3D cell on cell design using commercial 2D tool","author":"billoint","year":"0","journal-title":"DATE 2015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.102"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970013"},{"key":"ref15","article-title":"Multilevel hypergraph partionning:applications in VLSI domain","author":"karypis","year":"0","journal-title":"DAC 1997"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2017.8309221"},{"key":"ref17","article-title":"Experimental Insights into Thermal Dissipation in TSV-Based 3D Integrated Circuits","volume":"99","author":"coudrain","year":"2015","journal-title":"IEEE Design&test"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.100"},{"key":"ref19","article-title":"Thermal Exploration and Sign-off analysis for advanced 3D integration","author":"santos","year":"0","journal-title":"Design Track DAC'2017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.202"},{"key":"ref6","article-title":"3D Sequential Integration: Application-driven technological achievements and guidelines","author":"batude","year":"0","journal-title":"IEDM 2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.376"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804408"},{"key":"ref2","author":"sakuma","year":"0","journal-title":"3D Integration in VLSI Circuits Implementation Technologies and Applications"},{"key":"ref1","author":"pavlidis","year":"0","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519311"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970007"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Bordeaux","start":{"date-parts":[[2018,12,9]]},"end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617955.pdf?arnumber=8617955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T04:18:55Z","timestamp":1598242735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617955","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}