{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:04:09Z","timestamp":1725458649112},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617957","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"89-92","source":"Crossref","is-referenced-by-count":0,"title":["From multicore LDPC decoder implementations to FPGA decoder architectures: a case study"],"prefix":"10.1109","author":[{"given":"Yann","family":"Delomier","sequence":"first","affiliation":[]},{"given":"Bertrand","family":"Le Gal","sequence":"additional","affiliation":[]},{"given":"Jeremie","family":"Crenne","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref11","article-title":"Implementation of an LDPC decoder for IEEE 802.11n using Vivado high-level synthesis","author":"scheiber","year":"2013","journal-title":"Proc ESPC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2656207"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.3411"},{"key":"ref14","article-title":"Open the gates: High-level synthesis high-level synthesis towards programmable LDPC decoders on FPGAs","author":"pratas","year":"2013","journal-title":"Proc Global"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2192212"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.0201"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2727221"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2010.07.100508"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2594265"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2510381"},{"journal-title":"Baidu deploys xilinx fpgas in new public cloud acceleration services","year":"2017","key":"ref6"},{"key":"ref5","article-title":"Low-latency software LDPC decoders","author":"le gal","year":"2017","journal-title":"Proc SiPS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"journal-title":"Azure How Microsoft plants to boost cloud speeds with an FPGA injection","year":"2016","author":"heath","key":"ref7"},{"journal-title":"Survey of ASIC implementations of LDPC decoders","year":"2016","author":"maunder","key":"ref2"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis UG902 (v2015 1)","year":"2017","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435787"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2311317"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2015.2477081"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868671"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2016.7848497"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941084"},{"key":"ref25","article-title":"Implementation of IEEE 802.11n LDPC codes based on general purpose processors","author":"han","year":"2013","journal-title":"Proc of ICCT"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617957.pdf?arnumber=8617957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T04:18:58Z","timestamp":1598242738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617957","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}