{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:21:23Z","timestamp":1730240483152,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8617977","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"529-532","source":"Crossref","is-referenced-by-count":1,"title":["An Analysis and a Solution of False Conflicts for Hardware Transactional Memory"],"prefix":"10.1109","author":[{"given":"Yuki","family":"Futamase","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaki","family":"Hayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoki","family":"Tajimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Shioya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Goshima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoaki","family":"Tsumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref11","article-title":"STAMP: Stanford Transactional Applications for Multi-Processing","author":"minh","year":"2008","journal-title":"Proc IEEE Int'l Symp On Workload Characterization (IISWC'08)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref4","article-title":"Fine-Grain Conflict Management for Hardware Transactional Memory Systems Employing Eager Version Management","author":"horiba","year":"2013","journal-title":"Proc 4th Workshop on Parallel Programming and Run-Time Management Techniques for Manycore Architectures (PARMA2013) held in conjunction with HiPEAC'13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319854"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08617977.pdf?arnumber=8617977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T04:19:15Z","timestamp":1598242755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8617977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8617977","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}