{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:16:28Z","timestamp":1761581788870,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8618010","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"753-756","source":"Crossref","is-referenced-by-count":8,"title":["Designing Fast Convolutional Engines for Deep Learning Applications"],"prefix":"10.1109","author":[{"given":"Fanny","family":"Spagnolo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Frustaci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"8-Bit Dot-Product Acceleration","year":"2017","author":"fu","key":"ref4"},{"key":"ref3","article-title":"A Resource-Limited Hardware Accelerator for Convolutional Neural Netwroks in Embedded Vision Applications","volume":"64","author":"moini","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems"},{"journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","year":"0","author":"simonyan","key":"ref10"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"Proc of the 2015 ACM\/SIGDA International Symposium on Filed-Programmable Gate Arrays"},{"key":"ref11","first-page":"234","article-title":"U-net: Convolutional networks for biomedical image segmentation","author":"ronneberger","year":"2015","journal-title":"Med Image Comput Comput Assist Interv"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2017.8309067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857144"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.23919\/DATE.2017.7927113","article-title":"Double MAC: Doubling the Performance of Convolutional Neural Networks on Modern FPGAs","author":"nguyen","year":"2017","journal-title":"2017 Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2015.09.116"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08618010.pdf?arnumber=8618010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:01:40Z","timestamp":1598234500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8618010","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}