{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:49:24Z","timestamp":1725695364759},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8618015","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T00:16:09Z","timestamp":1548288969000},"page":"233-236","source":"Crossref","is-referenced-by-count":4,"title":["A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering"],"prefix":"10.1109","author":[{"given":"Giuseppe","family":"Scotti","sequence":"first","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.09.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027507"},{"key":"ref12","first-page":"1","article-title":"High speed CML latch using active inductor in $0.18\\ \\mu \\mathrm{m}$ CMOS technology","author":"payandehnia","year":"2011","journal-title":"Iranian Conference on Electrical Engineering (ICEE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2750207"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/55.338420"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159285"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.942751"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2681964"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.811023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.805631"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2455874"},{"key":"ref5","first-page":"41","article-title":"Power Aware Design Techniques for Nanometer MOS Current Model Logic Gates: a Design Framework","author":"alioto","year":"2006","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528481"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244352"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401630"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2497963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208133"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08618015.pdf?arnumber=8618015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:01:42Z","timestamp":1598220102000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8618015","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}