{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:09:53Z","timestamp":1725775793387},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8618017","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T00:16:09Z","timestamp":1548288969000},"page":"113-116","source":"Crossref","is-referenced-by-count":2,"title":["Ring Oscillator Based Delta-Sigma ADCs"],"prefix":"10.1109","author":[{"given":"Mohammadhadi","family":"Danesh","sequence":"first","affiliation":[]},{"given":"Sanjeev Tannirkulam","family":"Chandrasekaran","sequence":"additional","affiliation":[]},{"given":"Arindam","family":"Sanyal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"241","article-title":"A 174.3 dB FoM VCO-based CT $\\Delta\\Sigma$ modulator with a fully digital phase extended quantizer and tri-level resistor DAC in 130nm CMOS","author":"li","year":"2016","journal-title":"IEEE European Solid-State Circuits Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2688364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2799938"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"ref14","first-page":"26","article-title":"A 18.5-fJ\/step VCO-based 0–1 MASH Delta-Sigma ADC with digital background calibration","author":"sanyal","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref15","first-page":"219","article-title":"A $24-\\mu{\\mathrm{W}}$ 11-bit 1-MS\/s SAR ADC with a bidirectional single-side switching technique","author":"chen","year":"2014","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"key":"ref16","first-page":"687","article-title":"2nd-Order VCO-based CT $\\Delta\\Sigma$ ADC architecture","author":"prathap","year":"2017","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693237"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327302"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2423975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502166"},{"key":"ref7","first-page":"1","article-title":"A 12b ENOB, 2.5 MHz-BW, 4.8 mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration","author":"ragab","year":"2015","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693244"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2018,12,9]]},"location":"Bordeaux","end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08618017.pdf?arnumber=8618017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:01:44Z","timestamp":1598220104000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8618017","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}