{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T22:53:57Z","timestamp":1771887237543,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icecs.2018.8618019","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T05:16:09Z","timestamp":1548306969000},"page":"585-588","source":"Crossref","is-referenced-by-count":9,"title":["High Density GC-eDRAM Design in 16nm FinFET"],"prefix":"10.1109","author":[{"given":"Amir","family":"Shalom","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Giterman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2136","volume":"53","author":"giterman","year":"2018","journal-title":"An 800-MHz mixed-$v_ \\mathrm t $ 4T IFGC embedded DRAM in 28-nm CMOS bulk process for approximate storage applications"},{"key":"ref3","first-page":"1245","volume":"65","author":"giterman","year":"2018","journal-title":"A 4-transistor nMOS-only logic-compatible gain-cell embedded DRAM with over 1 6-ms retention time at 700 mV in 28-nm FD-SOI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60402-2"},{"key":"ref7","author":"giterman","year":"2015","journal-title":"Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications"},{"key":"ref2","first-page":"547","volume":"47","author":"chun","year":"2012","journal-title":"A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches"},{"key":"ref1","first-page":"783","volume":"49","author":"park","year":"2014","journal-title":"Low-power high-throughput LDPC decoder using non-refresh embedded DRAM"}],"event":{"name":"2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Bordeaux","start":{"date-parts":[[2018,12,9]]},"end":{"date-parts":[[2018,12,12]]}},"container-title":["2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8599658\/8617837\/08618019.pdf?arnumber=8618019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:01:46Z","timestamp":1598234506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs.2018.8618019","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}