{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T17:58:48Z","timestamp":1772906328690,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,24]]},"DOI":"10.1109\/icecs202256217.2022.9970898","type":"proceedings-article","created":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T14:50:02Z","timestamp":1670856602000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A Dynamically Reconfigurable Column Streaming-based Convolution Engine for Edge AI Accelerators"],"prefix":"10.1109","author":[{"given":"Weison","family":"Lin","sequence":"first","affiliation":[{"name":"Institute for Integrated Micro and Nano Systems School of Engineering, The University of Edinburgh,Edinburgh,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YaJun","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute for Integrated Micro and Nano Systems School of Engineering, The University of Edinburgh,Edinburgh,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[{"name":"Institute for Integrated Micro and Nano Systems School of Engineering, The University of Edinburgh,Edinburgh,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665510"},{"key":"ref12","author":"ehliar","year":"2009","journal-title":"Performance driven FPGA design with an ASIC perspective"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368656"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2735490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062240"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/69.134250"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1989.0052"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10172048"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116571"}],"event":{"name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Glasgow, United Kingdom","start":{"date-parts":[[2022,10,24]]},"end":{"date-parts":[[2022,10,26]]}},"container-title":["2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9970762\/9970770\/09970898.pdf?arnumber=9970898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T14:59:58Z","timestamp":1674485998000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,24]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs202256217.2022.9970898","relation":{},"subject":[],"published":{"date-parts":[[2022,10,24]]}}}