{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:25:24Z","timestamp":1778347524690,"version":"3.51.4"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,24]]},"DOI":"10.1109\/icecs202256217.2022.9970999","type":"proceedings-article","created":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T14:50:02Z","timestamp":1670856602000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Automated Synthesis of Asynchronous Tsetlin Machines on FPGA"],"prefix":"10.1109","author":[{"given":"Gang","family":"Mao","sequence":"first","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Xia","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian","family":"Lan","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengqi","family":"Yu","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[{"name":"Microsystems Research Group, Newcastle University,Newcastle upon Tyne,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Design of an asynchronous processor with bundled-data implementation on a commercial field programmable gate array","volume":"40","author":"furushima","year":"2016","journal-title":"Informatica (Slovenia)"},{"key":"ref11","article-title":"Burst-mode asynchronous controller implementation on FPGA using relative timing","author":"manoranjan","year":"2014","journal-title":"SPL"},{"key":"ref12","article-title":"General approach to asynchronous circuits simulation using synchronous fpgas","author":"dashkin","year":"2021","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00031"},{"key":"ref14","year":"0","journal-title":"WORKCRAFT homepage"},{"key":"ref15","article-title":"Redressing timing issues for speed-independent circuits in deep submicron age","author":"li","year":"2011","journal-title":"DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279390"},{"key":"ref17","article-title":"Automatic synthesis of computation in-terference constraints for relative timing verification","author":"xu","year":"0","journal-title":"2009 IEEE International Conference on Computer Design"},{"key":"ref18","article-title":"The Tsetlin machine - a game theoretic bandit driven approach to optimal pattern recognition with propositional logic","author":"granmo","year":"2018","journal-title":"arXiv 1804 01508"},{"key":"ref19","volume":"102","author":"tsetlin","year":"1973","journal-title":"Automaton Theory and Modeling of Biological Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927398"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00014"},{"key":"ref5","article-title":"Montage: An FPGA for synchronous and asynchronous circuits","author":"hauck","year":"1992","journal-title":"FPL"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISTM54910.2022.00015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2822697"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801606"}],"event":{"name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Glasgow, United Kingdom","start":{"date-parts":[[2022,10,24]]},"end":{"date-parts":[[2022,10,26]]}},"container-title":["2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9970762\/9970770\/09970999.pdf?arnumber=9970999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T15:00:55Z","timestamp":1674486055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,24]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icecs202256217.2022.9970999","relation":{},"subject":[],"published":{"date-parts":[[2022,10,24]]}}}