{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:26:24Z","timestamp":1740101184559,"version":"3.37.3"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,24]],"date-time":"2022-10-24T00:00:00Z","timestamp":1666569600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,24]]},"DOI":"10.1109\/icecs202256217.2022.9971066","type":"proceedings-article","created":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:50:02Z","timestamp":1670874602000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A Divider-less General PLL Lock Assist and Automatic Frequency Calibration System for Millimeter-Wave Sub-Sampling Phase-Locked Loops"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6164-5756","authenticated-orcid":false,"given":"Patrick","family":"Kurth","sequence":"first","affiliation":[{"name":"Technische Universität Berlin,Mixed Signal Circuit Design,Berlin,Germany,10587"}]},{"given":"Philipp","family":"Nickel","sequence":"additional","affiliation":[{"name":"Technische Universität Berlin,Mixed Signal Circuit Design,Berlin,Germany,10587"}]},{"given":"Urs","family":"Hecht","sequence":"additional","affiliation":[{"name":"Technische Universität Berlin,Mixed Signal Circuit Design,Berlin,Germany,10587"}]},{"given":"Friedel","family":"Gerfers","sequence":"additional","affiliation":[{"name":"Technische Universität Berlin,Mixed Signal Circuit Design,Berlin,Germany,10587"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"14. 5 A 1. 22ps Integrated-Jitter 0. 25-to-4GHz Fractional-N ADPLL in 16nm FinFET CMOS","author":"tsai","year":"2015","journal-title":"2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967562"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2615013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3039549"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531889"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338420"}],"event":{"name":"2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2022,10,24]]},"location":"Glasgow, United Kingdom","end":{"date-parts":[[2022,10,26]]}},"container-title":["2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9970762\/9970770\/09971066.pdf?arnumber=9971066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T20:00:31Z","timestamp":1674504031000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9971066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,24]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icecs202256217.2022.9971066","relation":{},"subject":[],"published":{"date-parts":[[2022,10,24]]}}}