{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T09:58:17Z","timestamp":1756461497702,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8964669","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"618-621","source":"Crossref","is-referenced-by-count":1,"title":["ProfCounter: Line-Level Cycle Counter for Xilinx OpenCL High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Andr\u00e9 Bannwart","family":"Perina","sequence":"first","affiliation":[{"name":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Institute for Information Processing Technologies, Karlsruhe Institute of Technology,Karlsruhe,Germany"}]},{"given":"Vanderlei","family":"Bonato","sequence":"additional","affiliation":[{"name":"Institute of Mathematical Sciences and Computing, University of São Paulo,Brazil"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702551"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"journal-title":"PolyBench The Polyhedral Benchmark Suite","year":"0","author":"pouchet","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.44"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2671881"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062230"},{"key":"ref1","first-page":"90","article-title":"OpenCL-based design of an FPGA accelerator for phase-based correspondence matching","author":"tatsumi","year":"0","journal-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA) The Steering Committee of The World Congress in Computer Science Computer Engineering and Applied Computing (WorldComp)"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08964669.pdf?arnumber=8964669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:35:05Z","timestamp":1755714905000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8964669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8964669","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}