{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:48:11Z","timestamp":1781282891124,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8964670","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"703-706","source":"Crossref","is-referenced-by-count":22,"title":["Digital Signal Processing Accelerator for RISC-V"],"prefix":"10.1109","author":[{"given":"L.","family":"Calicchia","sequence":"first","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.","family":"Ciotoli","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G. C.","family":"Cardarilli","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"di Nunzio","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Fazzolari","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Nannarelli","sequence":"additional","affiliation":[{"name":"DTU Compute, Technical University of Denmark,Denmark"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Re","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,Department of Electronics,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Integrating NVIDIA deep learning accelerator (NVDLA) with RISC-V soc on firesim","volume":"abs 1903 6495","author":"farshchi","year":"2019","journal-title":"CoRR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.29"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.784091"},{"key":"ref6","year":"0","journal-title":"Blue Spec RISC-V Cores"},{"key":"ref5","year":"0","journal-title":"Open Celerity Cores"},{"key":"ref8","year":"0","journal-title":"The rocket chip generator"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011463"},{"key":"ref1","year":"0","journal-title":"Chipworks Disassembles Apple's A8 SoC"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Genoa, Italy","start":{"date-parts":[[2019,11,27]]},"end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08964670.pdf?arnumber=8964670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:22:03Z","timestamp":1756754523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8964670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8964670","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}