{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:14:26Z","timestamp":1754162066173,"version":"3.41.2"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8964683","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"678-681","source":"Crossref","is-referenced-by-count":0,"title":["Increasing MPSoCs design space with partial-ISA processors"],"prefix":"10.1109","author":[{"given":"Pedro Henrique Exenberger","family":"Becker","sequence":"first","affiliation":[{"name":"Institute of Informatics, Universidade Federal do Rio Grande do Sul (UFRGS),Brazil"}]},{"given":"Jeckson Dellagostin","family":"Souza","sequence":"additional","affiliation":[{"name":"Institute of Informatics, Universidade Federal do Rio Grande do Sul (UFRGS),Brazil"}]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[{"name":"Institute of Informatics, Universidade Federal do Rio Grande do Sul (UFRGS),Brazil"}]}],"member":"263","reference":[{"journal-title":"The berkeley out-of-order machine (boom) An industry-competitive synthesizable parameterized risc-v processor","year":"2015","author":"asanovic","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref15","article-title":"FinCACTI: Architectural analysis and modeling of caches with deeply-scaled FinFET devices","author":"shafaei","year":"0","journal-title":"IEEE Computer Society Annual Symposium on VLSI ISVLSI-04"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915377"},{"journal-title":"Origami A Convolutional Network Accelerator","year":"2015","author":"cavigelli","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref19","first-page":"5","article-title":"H. 264\/avc jm reference software download","author":"suehring","year":"2010","journal-title":"Iphome hhi de Retrieved"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1746-0"},{"journal-title":"Technologies — DynamIQ Arm Developer","year":"2017","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"Operating system support for overlapping-ISA heterogeneous multi-core architectures","author":"li","year":"0","journal-title":"HPCA'10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2699682"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060408"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945028"},{"key":"ref2","article-title":"Big.little processing with arm cortex-a15 and cortex-a7","author":"greenhalgh","year":"0","journal-title":"ARM White paper"},{"journal-title":"iPhone XS - A12 Bionic - Apple","year":"2018","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2019.00016"},{"key":"ref20","first-page":"162","article-title":"Speed sign detection and recognition by convolutional neural networks","author":"peemen","year":"0","journal-title":"Proceedings of the 8th International Automotive Congress"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08964683.pdf?arnumber=8964683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:24:10Z","timestamp":1753813450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8964683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8964683","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}