{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:42:23Z","timestamp":1755801743872,"version":"3.44.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8965021","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"123-124","source":"Crossref","is-referenced-by-count":1,"title":["Device-to-System Level Simulation Framework for STT-DMTJ Based Cache Memory"],"prefix":"10.1109","author":[{"given":"Esteban","family":"Garz\u00f3n","sequence":"first","affiliation":[{"name":"University of Calabria,DIMES,Rende,Italy,87036"}]},{"given":"Raffaele","family":"De Rose","sequence":"additional","affiliation":[{"name":"University of Calabria,DIMES,Rende,Italy,87036"}]},{"given":"Felice","family":"Crupi","sequence":"additional","affiliation":[{"name":"University of Calabria,DIMES,Rende,Italy,87036"}]},{"given":"Marco","family":"Lanuzza","sequence":"additional","affiliation":[{"name":"University of Calabria,DIMES,Rende,Italy,87036"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2734967"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409772"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2762431"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414721"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509963"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2945408"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2641681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2019.111009"},{"journal-title":"A Modular Platform for Computer System Architecture Research","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08965021.pdf?arnumber=8965021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:35:07Z","timestamp":1755714907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8965021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8965021","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}