{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:44:29Z","timestamp":1761324269834,"version":"3.44.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8965050","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"162-165","source":"Crossref","is-referenced-by-count":4,"title":["Energy-Efficiency Exploration of Memory Hierarchy using NVMs for HEVC Motion Estimation"],"prefix":"10.1109","author":[{"given":"Wagner","family":"Penny","sequence":"first","affiliation":[{"name":"Sul-rio-grandense Federal Institute,Pelotas,Brazil"}]},{"given":"Jones","family":"Goebel","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]},{"given":"Douglas","family":"Correa","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]},{"given":"Anderson","family":"Martins","sequence":"additional","affiliation":[{"name":"Sul-rio-grandense Federal Institute,Pelotas,Brazil"}]},{"given":"Gabriel","family":"Nazar","sequence":"additional","affiliation":[{"name":"Institute of Informatics, Federal University of Rio Grande do Sul,Porto Alegre,Brazil"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]},{"given":"Daniel","family":"Palomino","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[{"name":"Video Technology Research Group, Federal University of Pelotas,Computer Science Graduate Program,Pelotas,Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.033"},{"key":"ref12","first-page":"34","article-title":"Fast motion estimation algorithm for HEVC","author":"purnachand","year":"0","journal-title":"IEEE International Conference on Consumer Electronics"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357185"},{"key":"ref15","first-page":"553","article-title":"Level C+ data reuse scheme for motion estimation with corresponding coding orders","volume":"16","author":"chen","year":"2006","journal-title":"TCSVT"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537495"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2017.11"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351662"},{"key":"ref19","article-title":"HM16: High Efficiency Video Coding Test Model (HM16) Encoder Discription","author":"boyce","year":"2014","journal-title":"JCTVC-R1002"},{"journal-title":"High Efficiency Video Coding (HEVC) Text Specification Draft 10","year":"2013","key":"ref4"},{"journal-title":"YouTube Statistics","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CompComm.2015.7387608"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"key":"ref8","article-title":"A 249-Mpixel\/s HEVC video-decoder chip for 4K Ultra-HD applications","author":"tikekar","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742902"},{"journal-title":"Forecast and Methodology 2017&#x2013;2022","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805823"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"journal-title":"Common Test Conditions and Software Reference Configurations","year":"2011","author":"bosssen","key":"ref20"},{"key":"ref22","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TCAD"},{"journal-title":"CACTI 6 5","year":"0","key":"ref21"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08965050.pdf?arnumber=8965050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T18:35:06Z","timestamp":1755714906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8965050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8965050","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}