{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:55Z","timestamp":1756771435828,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8965063","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"654-657","source":"Crossref","is-referenced-by-count":2,"title":["A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design"],"prefix":"10.1109","author":[{"given":"Luciano Almeida","family":"Braatz","sequence":"first","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel),Graduate Program in Computer Science (PPGC),Brazil"}]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[{"name":"Institute of Informatics (INF), Federal University of Rio Grande do Sul (UFRGS),Brazil"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel),Graduate Program in Computer Science (PPGC),Brazil"}]},{"given":"Luciano Volcan","family":"Agostini","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel),Graduate Program in Computer Science (PPGC),Brazil"}]},{"given":"Daniel Munari","family":"Palomino","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel),Graduate Program in Computer Science (PPGC),Brazil"}]},{"given":"Marcelo Schiavon","family":"Porto","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel),Graduate Program in Computer Science (PPGC),Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/9781420037388.ch2"},{"journal-title":"The Scientist and Engineer s Guide to Digital Signal Processing","year":"1997","author":"smith","key":"ref11"},{"key":"ref12","article-title":"Efficient Computation of the 8-point DCT via Summation by Parts","author":"coelho","year":"2017","journal-title":"Journal of Signal Processing Systems"},{"journal-title":"Nangate 45 nm Open Cell Library","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.38"},{"key":"ref3","article-title":"High performance integer DCT architecture for HEVC","author":"basiri","year":"2017","journal-title":"Proc International Conference on VLSI Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3109984.3109987"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539019"},{"key":"ref8","article-title":"Decimation-in-time (DIT) radix-2 FFT","author":"jones","year":"2016","journal-title":"OpenStax-CNX module m12016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06895-4_6"},{"year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2004.07.015"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08965063.pdf?arnumber=8965063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:22:06Z","timestamp":1756754526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8965063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8965063","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}