{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:14:25Z","timestamp":1754162065655,"version":"3.41.2"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/icecs46596.2019.8965097","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:15:31Z","timestamp":1579817731000},"page":"115-116","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Implementation of Binarized Perceptron Learning Hardware Using CMOS Invertible Logic"],"prefix":"10.1109","author":[{"given":"Duckgyu","family":"Shin","sequence":"first","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University,Japan"}]},{"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University,Japan"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University,Japan"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1209\/0295-5075\/99\/57004"},{"journal-title":"The MNIST Database of Handwritten Digits","year":"0","author":"lecun","key":"ref3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/72.80230"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2889732"},{"key":"ref1","article-title":"Binarynet: Training deep neural networks with weights and activations constrained to +1 or - 1","volume":"abs 1602 2830","author":"courbariaux","year":"2016","journal-title":"CoRR"}],"event":{"name":"2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2019,11,27]]},"location":"Genoa, Italy","end":{"date-parts":[[2019,11,29]]}},"container-title":["2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8955687\/8964633\/08965097.pdf?arnumber=8965097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:24:10Z","timestamp":1753813450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8965097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/icecs46596.2019.8965097","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}