{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:51:33Z","timestamp":1775598693436,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294790","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:52:44Z","timestamp":1609188764000},"page":"1-4","source":"Crossref","is-referenced-by-count":22,"title":["FPGA Implementation of Simplified Spiking Neural Network"],"prefix":"10.1109","author":[{"given":"Shikhar","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arpan","family":"Vyas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Trivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/72.977304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28487-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681761"},{"key":"ref13","article-title":"FPGA implementation of Spiking Neural Networks","volume":"45","author":"rosado-mu\u00f1oz","year":"0","journal-title":"IFAC Proceedings Volumes"},{"key":"ref14","article-title":"FPGA implementation of Spiking Neural Networks supported by a Software Design Environment","author":"rosado-mu\u00f1oz","year":"2011","journal-title":"18th IFAC World Congress Milano (Italy)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.01.026.2009"},{"key":"ref16","author":"linssen","year":"2018","journal-title":"NEST"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541612"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787279"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00090"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2009.10-08-885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2009.2039943"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2011.6033314"},{"key":"ref8","article-title":"A scaled-down version of the brainscales wafer-scale neuromorphic system","author":"schemmel","year":"2012","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1177\/1059712308093869"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596909"},{"key":"ref9","author":"hylton","year":"2008","journal-title":"Systems of Neuromorphic Adaptive Plastic Scalable Electronics"},{"key":"ref20","article-title":"NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors","author":"cheung","year":"2015","journal-title":"Front Neurosci"},{"key":"ref22","article-title":"Simplified spiking neural network architecture and STDP learning algorithm applied to image classification","author":"iakymchuk","year":"2018","journal-title":"EURASIP Journal on Image and Video Processing"},{"key":"ref21","article-title":"The cerebellum chip: an analog VLSI implementation of a cerebellar model of classical conditioning","author":"hofstoetter","year":"2005","journal-title":"Advances in neural information processing systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Glasgow, UK","start":{"date-parts":[[2020,11,23]]},"end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294790.pdf?arnumber=9294790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:25:34Z","timestamp":1656375934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294790","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}