{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:28:28Z","timestamp":1725607708516},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294801","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:52:44Z","timestamp":1609188764000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A Low Jitter Double-Tailed Strong-Arm Latch Based Digital-to-Time Converter (DTC)"],"prefix":"10.1109","author":[{"given":"Zeeshan","family":"Ali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makwana Harshit","family":"R","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shalabh","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 10-bit, 550-fs step digital-to-time converter in 28 nm CMOS","author":"markulic","year":"0","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref6","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter based fractional-N all-digital PLL","author":"pavlovic","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref7","first-page":"93","article-title":"A 15-?W, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28 nm CMOS","author":"chen","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref1","first-page":"88","article-title":"A 2.9-to-4.0 GHz fractional-N digital PLL with bang-bang phase detector and 560 fsrms integrated jitter at 4.5 mW power","author":"tasca","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2020,11,23]]},"location":"Glasgow, UK","end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294801.pdf?arnumber=9294801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:28:15Z","timestamp":1656376095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294801","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}