{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T11:20:24Z","timestamp":1753183224650},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294858","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:52:44Z","timestamp":1609188764000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Analyzing the impact of the Operating System on the Reliability of a RISC-V FPGA Implementation"],"prefix":"10.1109","author":[{"given":"Imran","family":"Wali","sequence":"first","affiliation":[]},{"given":"Alfonso","family":"Sanchez-Macian","sequence":"additional","affiliation":[]},{"given":"Alexis","family":"Ramos","sequence":"additional","affiliation":[]},{"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Open soc debug","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.61"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05778-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2012.6353715"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939858"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.09.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2513384"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4375151"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.224"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962073"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2017.160182"},{"journal-title":"lowRISC·lowRISC","year":"0","key":"ref1"},{"journal-title":"LogiCORE IP soft error mitigation controller v4 1 product guide","year":"0","key":"ref9"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2020,11,23]]},"location":"Glasgow, UK","end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294858.pdf?arnumber=9294858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:28:15Z","timestamp":1656376095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294858","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}