{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T16:23:10Z","timestamp":1778084590423,"version":"3.51.4"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294888","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T15:52:44Z","timestamp":1609170764000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["A 32-bit Integer Division Algorithm Based on Priority Encoder"],"prefix":"10.1109","author":[{"given":"Firas","family":"Hassan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Ammar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hayden","family":"Drennen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2947899"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"42","DOI":"10.29292\/jics.v5i1.309","article-title":"Tradeoff of FPGA design of a floating-point library for arithmetic operators","volume":"5","author":"munoz","year":"2010","journal-title":"Journal of Integrated Circuits and Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2018.8588004"},{"key":"ref6","first-page":"8","article-title":"Implementation of high-speed fixed-point dividers on FPGA","volume":"6","author":"sorokin","year":"2006","journal-title":"J Comput Sci Technol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282082"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-131Ar2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272492"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030573"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2689"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"ref1","first-page":"139","author":"tyanev","year":"2018","journal-title":"Hardware Divider"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Glasgow, UK","start":{"date-parts":[[2020,11,23]]},"end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294888.pdf?arnumber=9294888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T20:09:29Z","timestamp":1656360569000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294888","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}