{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:24:37Z","timestamp":1730240677168,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294934","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:52:44Z","timestamp":1609188764000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Approximate Sorting Check Node Processing in Non-Binary LDPC Decoders"],"prefix":"10.1109","author":[{"given":"Dimitris","family":"Chytas","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/9780470740415"},{"journal-title":"The art of computer programming","year":"1998","author":"knuth","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0166-218X(89)90004-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2016.33"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.1949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433451"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2010.5613839"},{"journal-title":"VLSI Architectures for Modern Error-Correcting Codes","year":"2016","author":"zhang","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/EUSIPCO.2017.8081429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60693-9_13"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4347.001.0001"},{"key":"ref9","first-page":"130","article-title":"A novel architecture for elementary check node processing in Non-Binary LDPC decoders","volume":"64","author":"abassi","year":"2016","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2020,11,23]]},"location":"Glasgow, UK","end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294934.pdf?arnumber=9294934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:25:34Z","timestamp":1656375934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294934\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294934","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}