{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:33:49Z","timestamp":1725586429718},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294955","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T15:52:44Z","timestamp":1609170764000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Register Renaming Technique with Delayed Allocation and Register Packing"],"prefix":"10.1109","author":[{"given":"Xiahua","family":"Liu","sequence":"first","affiliation":[]},{"given":"Qinghong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Miao","family":"Tao","sequence":"additional","affiliation":[]},{"given":"Qinshu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2002.1040854"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347965"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.14"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.145"},{"key":"ref14","first-page":"225","article-title":"Early Register Release for Out-of-Order Processors with Register Windows","author":"quinones","year":"0","journal-title":"Proc IEEE Int Conf Parallel Architectures and Compilation Tech"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253201"},{"key":"ref17","first-page":"78","article-title":"Dynamically reducing pressure on the physical register file through simple register sharing","author":"tran","year":"2004","journal-title":"IEEE Performance Analysis of System and Software"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310784"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"ref4","first-page":"1","article-title":"Micro-architectural Support for Speculative Register Renaming","author":"alastruey","year":"0","journal-title":"Proc IEEE Symp Parallel Distributed Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.08.004"},{"key":"ref6","first-page":"1422","article-title":"Exploiting narrow-width values for thermal-aware register file designs","author":"wang","year":"0","journal-title":"Proc IEEE Design Automation and Test Europe Conf and Exhibition"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000243"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809456"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282756"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00031"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310785"},{"key":"ref23","article-title":"BOOMv2: an open-source out-of-order RISC-V core","author":"celio","year":"0","journal-title":"First Workshop on Computer Architecture Research with RISC-V"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2020,11,23]]},"location":"Glasgow, UK","end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294955.pdf?arnumber=9294955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T20:25:33Z","timestamp":1656361533000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294955","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}