{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:04:05Z","timestamp":1740099845270,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008584","name":"Research and Development Corporation (RDC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008584","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/icecs49266.2020.9294968","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:52:44Z","timestamp":1609188764000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Advanced Transitive-Closure-Graph-Based Placement Representation for Analog Layout Design"],"prefix":"10.1109","author":[{"given":"Lian","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenxin","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanzhu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/cta.736"},{"key":"ref13","first-page":"299","article-title":"Symmetry-aware TCG-based placement design under complex multi-Group constraints for analog circuit layouts","author":"he","year":"0","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466541"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","article-title":"Analog placement based on symmetry-island formulation","volume":"28","author":"lin","year":"2009","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898074"},{"key":"ref4","first-page":"3034","article-title":"VLSI circuit layout","volume":"5","author":"zhang","year":"2009","journal-title":"Wiley Encyclopedia of Computer Science and Engineering"},{"key":"ref3","first-page":"17","article-title":"Analog integrated circuit sizing and layout dependent effects: a review","volume":"3","author":"liao","year":"2014","journal-title":"Solid State Electronics Microelectronic Journal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3233\/ICA-2005-12406"},{"key":"ref5","first-page":"1481","article-title":"Analog module placement realizing symmetry constraints based on a radiation decoder","author":"zhang","year":"0","journal-title":"Proc IEEE International Midwest Symposium on Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref7","first-page":"345","article-title":"A genetic approach to analog module placement with simulated annealing","author":"zhang","year":"0","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.017"},{"key":"ref9","first-page":"77v","article-title":"A placement algorithm for implementation of analog LSI\/VLSI systems","author":"zhang","year":"0","journal-title":"Proc IEEE International Symposium on Circuits and Systems"}],"event":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2020,11,23]]},"location":"Glasgow, UK","end":{"date-parts":[[2020,11,25]]}},"container-title":["2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9294155\/9294779\/09294968.pdf?arnumber=9294968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:28:15Z","timestamp":1656376095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9294968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icecs49266.2020.9294968","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}