{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T19:10:11Z","timestamp":1739214611069,"version":"3.37.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,4]]},"DOI":"10.1109\/icecs58634.2023.10382733","type":"proceedings-article","created":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T19:38:25Z","timestamp":1704915505000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Co-Design Methodology combinig Fast and Accurate System-level Simulations with Transistor-level Characterization"],"prefix":"10.1109","author":[{"given":"Mathieu","family":"Guerin","sequence":"first","affiliation":[{"name":"Aix Marseille Université CNRS, Université de Toulon, IM2NP,Marseille,France,UMR7334"}]},{"given":"Fayrouz","family":"Haddad","sequence":"additional","affiliation":[{"name":"Aix Marseille Université CNRS, Université de Toulon, IM2NP,Marseille,France,UMR7334"}]},{"given":"Md-Hossain","family":"Sazzad","sequence":"additional","affiliation":[{"name":"Aix Marseille Université CNRS, Université de Toulon, IM2NP,Marseille,France,UMR7334"}]},{"given":"Ivan","family":"Kaufmann","sequence":"additional","affiliation":[{"name":"University of Paderborn,Germany"}]},{"given":"Christian","family":"Hedayat","sequence":"additional","affiliation":[{"name":"Fraunhofer ENAS,Paderborn,Germany"}]},{"given":"Wenceslas","family":"Rahajandraibe","sequence":"additional","affiliation":[{"name":"Aix Marseille Université CNRS, Université de Toulon, IM2NP,Marseille,France,UMR7334"}]},{"given":"R\u00e9my","family":"Vauch\u00e9","sequence":"additional","affiliation":[{"name":"Aix Marseille Université CNRS, Université de Toulon, IM2NP,Marseille,France,UMR7334"}]},{"given":"Ulrich","family":"Hilleringmann","sequence":"additional","affiliation":[{"name":"University of Paderborn,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777881"},{"volume-title":"Analog\/RF and Mixed-Signal Circuit Systematic Design, Berlin Hei","year":"2013","author":"E. T.-C","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437470"},{"key":"ref4","article-title":"Analysis and Design of High Order Digital Phase Locked Loops","author":"Daniels","year":"2008","journal-title":"The National University of Ireland"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"volume-title":"Phase-Locked Loops: Design, Simulation and Applications","year":"2007","author":"Best","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039832"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961261"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326315191"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541131"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852934"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537823"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2020.12.2511"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333331"},{"article-title":"A unified platform for design and verification of mixed-signal systems based on SystemC AMS","year":"2012","author":"Li","key":"ref15"},{"key":"ref16","article-title":"Fast and Efficient Modeling and Design Methodology of Arbitrary Ordered Mixed-Signal PLLs","volume-title":"PhD dissertation, Aix- Marseille University","author":"Ali","year":"2015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512759"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3299227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/26.297861"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"},{"issue":"2","key":"ref21","first-page":"99","article-title":"High level modeling applied to second-order charge-pump PLL circuit","volume":"14","author":"Hedayat","year":"1997","journal-title":"Texas Instruments Tech. J."}],"event":{"name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2023,12,4]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2023,12,7]]}},"container-title":["2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10382705\/10382711\/10382733.pdf?arnumber=10382733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T18:28:00Z","timestamp":1739212080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10382733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icecs58634.2023.10382733","relation":{},"subject":[],"published":{"date-parts":[[2023,12,4]]}}}