{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:26:46Z","timestamp":1769282806063,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,4]]},"DOI":"10.1109\/icecs58634.2023.10382774","type":"proceedings-article","created":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T19:38:25Z","timestamp":1704915505000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Design and Implementation of a RISC-V core with a Flexible Pipeline for Design Space Exploration"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Saussereau","sequence":"first","affiliation":[{"name":"Université de Bordeaux, Bordeaux INP, Laboratoire IMS, UMR CNRS 5218,France"}]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[{"name":"Université de Bordeaux, Bordeaux INP, Laboratoire IMS, UMR CNRS 5218,France"}]},{"given":"Camille","family":"Leroux","sequence":"additional","affiliation":[{"name":"Université de Bordeaux, Bordeaux INP, Laboratoire IMS, UMR CNRS 5218,France"}]},{"given":"Jean-Baptiste","family":"Begueret","sequence":"additional","affiliation":[{"name":"Université de Bordeaux, Bordeaux INP, Laboratoire IMS, UMR CNRS 5218,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181330"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293991"},{"key":"ref3","article-title":"The Rocket Chip Generator","volume-title":"University of California, Berkeley, Technical Report No. UCB\/EECS-2016-17","author":"Asanovi\u0107","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106812"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768406"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref7","article-title":"Ibex"},{"key":"ref8","article-title":"CV32E40P"},{"key":"ref9","article-title":"CVA5"},{"key":"ref10","article-title":"CVA6"},{"key":"ref11","article-title":"PicoRV32-A Size-Optimized RISC-V CPU","author":"Wolf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"}],"event":{"name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Istanbul, Turkiye","start":{"date-parts":[[2023,12,4]]},"end":{"date-parts":[[2023,12,7]]}},"container-title":["2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10382705\/10382711\/10382774.pdf?arnumber=10382774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T18:20:58Z","timestamp":1705170058000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10382774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs58634.2023.10382774","relation":{},"subject":[],"published":{"date-parts":[[2023,12,4]]}}}