{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:41:09Z","timestamp":1725702069050},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T00:00:00Z","timestamp":1701648000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,4]]},"DOI":"10.1109\/icecs58634.2023.10382949","type":"proceedings-article","created":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T14:38:25Z","timestamp":1704897505000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Generic CDC Modeling for Data Stability Verification"],"prefix":"10.1109","author":[{"given":"Diana","family":"Kalel","sequence":"first","affiliation":[{"name":"STMicroelectronics, 12 Rue Jules Horowitz,Grenoble,France,38019"}]},{"given":"Jean-Christophe","family":"Brignone","sequence":"additional","affiliation":[{"name":"STMicroelectronics, 12 Rue Jules Horowitz,Grenoble,France,38019"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, Institute of Engineering Univ. Grenoble Alpes,Grenoble,France,38000"}]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, Institute of Engineering Univ. Grenoble Alpes,Grenoble,France,38000"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.22"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.19"},{"key":"ref3","first-page":"166","article-title":"Clock domain crossing (CDC) design & verification techniques using systemverilog","volume-title":"SNUG-2008","author":"Beer"},{"key":"ref4","article-title":"A multiple-clock-domain bus architecture using asynchronous FIFOs as elastic elements","volume-title":"PhD thesis","author":"Smith","year":"2003"},{"key":"ref5","article-title":"Achieving CDC signoff on multi billion gate designs with hierarchical CDC flow","author":"Chaurasia","year":"2020","journal-title":"Synopsys"},{"year":"2022","key":"ref6","article-title":"A CDC protocol methodology to avoid bugs in silicon"},{"key":"ref7","first-page":"1","article-title":"Enablerbased synchronizer model for clock domain crossing static verification","volume-title":"2015 Forum on Specification and Design Languages (FDL)","author":"Kebaili"}],"event":{"name":"2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","start":{"date-parts":[[2023,12,4]]},"location":"Istanbul, Turkiye","end":{"date-parts":[[2023,12,7]]}},"container-title":["2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10382705\/10382711\/10382949.pdf?arnumber=10382949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T13:24:08Z","timestamp":1705152248000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10382949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs58634.2023.10382949","relation":{},"subject":[],"published":{"date-parts":[[2023,12,4]]}}}