{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T00:23:39Z","timestamp":1770769419641,"version":"3.50.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,17]]},"DOI":"10.1109\/icecs66544.2025.11270540","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:31:34Z","timestamp":1765305094000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Bridging Formal and Dynamic Verification: A Unified Methodology for Design Verification"],"prefix":"10.1109","author":[{"given":"Kareem Waseem","family":"Elsaid","sequence":"first","affiliation":[{"name":"Si-Vision,Design Verification Department,Cairo,Egypt"}]},{"given":"Magdy","family":"Ahmed Abbas","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Electrical Communication,Cairo,Egypt"}]},{"given":"Ahmed Hassan","family":"Abdelmonem","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Electrical Communication,Cairo,Egypt"}]},{"given":"Philopateer","family":"Awny Abdullah","sequence":"additional","affiliation":[{"name":"Cairo University,Electronics and Electrical Communication,Cairo,Egypt"}]},{"given":"Anton Emad","family":"Saber","sequence":"additional","affiliation":[{"name":"Ain Shams University,Communication Systems and Electrical,Cairo,Egypt"}]}],"member":"263","reference":[{"key":"ref1","article-title":"2024 Wilson Research Group Functional Verification Study","author":"Foster","year":"2024","journal-title":"Siemens EDA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"key":"ref3","volume-title":"Formal Verification, An Essential Toolkit For Modern VLSI Design","author":"Seligman","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35746-6_1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2117370"},{"key":"ref6","first-page":"414","article-title":"Replacing testing with formal verification in Intel\u00ae Core\u2122 i7 processor execution engine validation","volume-title":"Proc. Computer Aided Verification (CAV)","author":"Kaivola"},{"issue":"1","key":"ref7","first-page":"543","article-title":"Formal Vs Simulation based Verification on Receiver Training Sequence Block of USB3.2 Controller","volume":"10","author":"Tabdil","year":"2024","journal-title":"Grenze International Journal of Engineering and Technology"},{"key":"ref8","article-title":"A Semi-Formal Verification Methodology for Efficient Configuration Coverage of Highly Configurable Digital Designs","author":"Kumar","year":"2024"},{"key":"ref9","article-title":"A CoverageDriven Formal Methodology for Verification Sign-off","volume-title":"Proceedings of the Design and Verification Conference (DVCon)","author":"Li"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.53"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECE51594.2020.9353040"},{"key":"ref12","article-title":"Automating the Formal Verification Signoff Flow of Configurable Digital IPs","volume-title":"Proceedings of the Design and Verification Conference (DVCon)","author":"Auditore"},{"key":"ref13","article-title":"Sign-off with Bounded Formal Verification Proofs","volume-title":"Proceedings of the Design and Verification Conference (DVCon)","author":"Kim"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2013.6550753"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00094"},{"key":"ref16","article-title":"Combining Simulation with Formal Techniques to Reduce the Overall Verification Cycle","volume-title":"DVCon U.S. Proceedings","author":"Agarwal"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-79815-3_4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0523-7"},{"key":"ref19","article-title":"Saarthi: The First AI Formal Verification Engineer","author":"Kumar","year":"2025"},{"key":"ref20","article-title":"Better, Faster and More Efficient Verification with the Power of AI","year":"2022","journal-title":"Synopsys"}],"event":{"name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marrakech, Morocco","start":{"date-parts":[[2025,11,17]]},"end":{"date-parts":[[2025,11,19]]}},"container-title":["2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11270487\/11270494\/11270540.pdf?arnumber=11270540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:58:47Z","timestamp":1770757127000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11270540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,17]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icecs66544.2025.11270540","relation":{},"subject":[],"published":{"date-parts":[[2025,11,17]]}}}