{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T08:36:27Z","timestamp":1770798987846,"version":"3.50.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004364","name":"BP","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004364","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,17]]},"DOI":"10.1109\/icecs66544.2025.11270578","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:31:34Z","timestamp":1765305094000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Predictive Modeling of FPGA Resource and Power Consumption for Configurable CNN Operators"],"prefix":"10.1109","author":[{"given":"Philippe","family":"Magalh\u00e3es","sequence":"first","affiliation":[{"name":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France"}]},{"given":"Virginie","family":"Fresse","sequence":"additional","affiliation":[{"name":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France"}]},{"given":"Beno\u00eet","family":"Suffran","sequence":"additional","affiliation":[{"name":"ST Microelectronics,Grenoble,France"}]},{"given":"Olivier","family":"Alata","sequence":"additional","affiliation":[{"name":"Univ. J. Monnet,Lab. H. Curien, UMR 5516 CNRS, IOGS,Saint Etienne,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/2024\/4415342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2786\/1\/012004"},{"key":"ref3","author":"Jiang","year":"2025","journal-title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14091740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/s24072239"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-62874-0_8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/info14030194"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3432979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13132676"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14020247"},{"key":"ref11","first-page":"704","volume-title":"Introduction to Linear Regression Analysis","author":"Montgomery","year":"2021"}],"event":{"name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marrakech, Morocco","start":{"date-parts":[[2025,11,17]]},"end":{"date-parts":[[2025,11,19]]}},"container-title":["2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11270487\/11270494\/11270578.pdf?arnumber=11270578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:59:18Z","timestamp":1770757158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11270578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,17]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs66544.2025.11270578","relation":{},"subject":[],"published":{"date-parts":[[2025,11,17]]}}}