{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T01:03:33Z","timestamp":1770771813541,"version":"3.50.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007689","name":"Universidade de Aveiro","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007689","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,17]]},"DOI":"10.1109\/icecs66544.2025.11270598","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:31:34Z","timestamp":1765305094000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Using Automatic Code Generation to Streamline the Real-Time FPGA Deployment of DNNs at the Edge"],"prefix":"10.1109","author":[{"given":"Jo\u00e3o Rodrigo","family":"Faria","sequence":"first","affiliation":[{"name":"Instituto de Telecomunicações,Portugal"}]},{"given":"F\u00e1bio D. L.","family":"Coutinho","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunicações,Portugal"}]},{"given":"Arnaldo S. R.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunicações,Portugal"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3389\/frcmn.2021.704546"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCC59590.2023.10507388"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/JCC.2021.06.013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"ref5","article-title":"FINN: A framework for fast, scalable binarized neural network inference","author":"Umuroglu","year":"2016","journal-title":"CoRR"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS51144.2020.9330667"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869907"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01651-5"},{"key":"ref12","article-title":"DNN2VHLS","author":"Faria","year":"2025"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCECE61355.2025.10941453"},{"key":"ref14","volume-title":"Deep Learning","author":"Goodfellow","year":"2016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICMLANT56191.2022.9996537"}],"event":{"name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marrakech, Morocco","start":{"date-parts":[[2025,11,17]]},"end":{"date-parts":[[2025,11,19]]}},"container-title":["2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11270487\/11270494\/11270598.pdf?arnumber=11270598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:58:51Z","timestamp":1770757131000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11270598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,17]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs66544.2025.11270598","relation":{},"subject":[],"published":{"date-parts":[[2025,11,17]]}}}