{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T00:57:25Z","timestamp":1770771445762,"version":"3.50.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,17]]},"DOI":"10.1109\/icecs66544.2025.11270698","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:31:34Z","timestamp":1765305094000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An Iterative Design and Validation Methodology for RISC-V Custom Extension"],"prefix":"10.1109","author":[{"given":"Pierre","family":"Filiol","sequence":"first","affiliation":[{"name":"ENSTA Bretagne, LabSTICC,Brest,France"}]},{"given":"Luc","family":"Jaulin","sequence":"additional","affiliation":[{"name":"ENSTA Bretagne, LabSTICC,Brest,France"}]},{"given":"Jean-Christophe Le","family":"Lann","sequence":"additional","affiliation":[{"name":"ENSTA Bretagne, LabSTICC,Brest,France"}]},{"given":"Th\u00e9otime","family":"Bollengier","sequence":"additional","affiliation":[{"name":"ENSTA Bretagne, LabSTICC,Brest,France"}]}],"member":"263","reference":[{"key":"ref1","article-title":"CORE-V Instruction Set Custom Extensions"},{"key":"ref2","article-title":"SiFive Int8 Matrix Multiplication Extensions Specification -Version 1.1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS64648.2025.11107029"},{"key":"ref4","article-title":"Spike RISC-V ISA Simulator"},{"key":"ref5","article-title":"QEMU, a fast and portable dynamic translator","volume-title":"Proceedings of the Annual Conference on USENIX Annual Technical Conference (ATEC \u201905)","volume":"41","author":"Bellard"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","article-title":"GHDL, a VHDL compiler","author":"Gingold"},{"key":"ref8","article-title":"NOEL-V Synthesizable VHDL Model","author":"Gaisler"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2514\/1.I011097"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316280"},{"key":"ref11","article-title":"The Rocket Chip Generator","volume-title":"Technical Report UCB\/EECS-2016-17","author":"Asanovic","year":"2016"},{"key":"ref12","article-title":"Co-simulation with GHDL","author":"Gingold"},{"key":"ref13","volume-title":"Interval Analysis","author":"Moore","year":"1966"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0249-6"}],"event":{"name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marrakech, Morocco","start":{"date-parts":[[2025,11,17]]},"end":{"date-parts":[[2025,11,19]]}},"container-title":["2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11270487\/11270494\/11270698.pdf?arnumber=11270698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:58:48Z","timestamp":1770757128000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11270698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,17]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs66544.2025.11270698","relation":{},"subject":[],"published":{"date-parts":[[2025,11,17]]}}}