{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T12:47:37Z","timestamp":1770814057748,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T00:00:00Z","timestamp":1763337600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,17]]},"DOI":"10.1109\/icecs66544.2025.11270759","type":"proceedings-article","created":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:31:34Z","timestamp":1765305094000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["LOMOS: A Power-Efficient Topology for CMOS Logic Gate Design"],"prefix":"10.1109","author":[{"given":"Salma","family":"Gabr","sequence":"first","affiliation":[{"name":"Ain Shams University,Department of Electronics and Communication Engineering,Cairo,Egypt"}]},{"given":"Sameh","family":"Ibrahim","sequence":"additional","affiliation":[{"name":"Ain Shams University,Department of Electronics and Communication Engineering,Cairo,Egypt"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7062968"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/icecs.2008.4674918"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-016-2996-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2003.821547"},{"issue":"6","key":"ref5","first-page":"1717","article-title":"Power reduction in logic gates using SAPON and LCNT techniques","volume":"8","author":"Suneetha","year":"2023","journal-title":"Int. J. Sci. Dev. Res. (IJSDR)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2013.769186"},{"key":"ref7","article-title":"Sub-threshold operation of MOSFETs","volume-title":"Lecture 12, MIT Course 6.012: Microelectronic Devices and Circuits","author":"Fonstad","year":"2009"}],"event":{"name":"2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)","location":"Marrakech, Morocco","start":{"date-parts":[[2025,11,17]]},"end":{"date-parts":[[2025,11,19]]}},"container-title":["2025 32nd IEEE International Conference on Electronics, Circuits and Systems (ICECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11270487\/11270494\/11270759.pdf?arnumber=11270759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:59:13Z","timestamp":1770757153000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11270759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,17]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icecs66544.2025.11270759","relation":{},"subject":[],"published":{"date-parts":[[2025,11,17]]}}}