{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:28:35Z","timestamp":1730240915547,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/iceee.2013.6676016","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:03:24Z","timestamp":1386173004000},"page":"473-477","source":"Crossref","is-referenced-by-count":1,"title":["Follower voltage flipped with FGMOS transistors for low-voltage and low-power applications"],"prefix":"10.1109","author":[{"given":"Jesus","family":"de la Cruz-Alejo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991023"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEE.2012.6421200"},{"key":"16","article-title":"A proposition on floating gate neuron mOS macromodeling for device fabrications","volume":"e82 a","author":"ochiai","year":"1999","journal-title":"IEICE Trans Fundamentals"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1080\/00207210802492344"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS020E"},{"key":"12","first-page":"1","article-title":"LMS algorithm for programming an analogue memory cell","author":"de la cruz-alejo","year":"2012","journal-title":"International Journal of Electronicsahead-of-print"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/82.913186"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/81.477210"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.293125"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"razavi","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951695"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/81.847886"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990208"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/82.752947"},{"key":"9","first-page":"1","article-title":"Low voltage analog circuit designTechniques a tutorial","volume":"e83","author":"yan","year":"2000","journal-title":"IEICE Trans Fundamentals"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2002.999703"}],"event":{"name":"2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","start":{"date-parts":[[2013,9,30]]},"location":"Mexico City, Mexico","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 10th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663244\/6676004\/06676016.pdf?arnumber=6676016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:42:47Z","timestamp":1490211767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6676016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iceee.2013.6676016","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}