{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:46:09Z","timestamp":1725493569716},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/iceee.2014.6978288","type":"proceedings-article","created":{"date-parts":[[2014,12,10]],"date-time":"2014-12-10T16:45:11Z","timestamp":1418229911000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Characterization technique to implement self-timed cells for VLSI design blocks"],"prefix":"10.1109","author":[{"given":"Susana Ortega","family":"Cisneros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Jose","family":"Raygoza Panduro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Roberto","family":"Reyes Baron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Daniel Tonali Aranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z. Antonio","family":"Casillas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"MOSIS Integrated Circuit Fabrication Service","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228838"},{"key":"ref10","first-page":"375","article-title":"Diseño e implementación de módulos de control con protocolo de comunicaci6n Self-Timed en FPGAs, Actas de las V Jornadas de Computación Reconfigurable y Aplicaciones","author":"ortega-cisneros","year":"0","journal-title":"JCRA2005"},{"year":"0","key":"ref6"},{"journal-title":"Proceedings of the 13th ACM Great Lakes Symposium on VLSI","article-title":"Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs","year":"0","key":"ref11"},{"journal-title":"Tanner EDA Analog IC Tools Mixed Signal IC Design MEMS Software","year":"0","key":"ref5"},{"article-title":"Circuito VLSI para la Estimación de Movimiento empleando un algoritmo de Comparación de Bloques basado en Evolución Diferencial","year":"2012","author":"bar\u00f3n","key":"ref8"},{"article-title":"Flujo de Sintesis de Sistemas Digitales VLSI con Alliance","year":"2009","author":"chavez","key":"ref7"},{"journal-title":"Asic standard cell library design","year":"0","author":"petley","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547106"},{"journal-title":"Alliance CAD tools","article-title":"ASIM department of LIP6 laboratory of the Pierre et Marie Curie University","year":"0","key":"ref1"}],"event":{"name":"2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)","start":{"date-parts":[[2014,9,29]]},"location":"Campeche","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6961334\/6978245\/06978288.pdf?arnumber=6978288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T20:25:44Z","timestamp":1603830344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6978288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iceee.2014.6978288","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}