{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:05:21Z","timestamp":1740099921187,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/R024642\/1"],"award-info":[{"award-number":["EP\/R024642\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,1,31]]},"DOI":"10.1109\/iceic51217.2021.9369751","type":"proceedings-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T22:01:44Z","timestamp":1615413704000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Memristor-based Pass Gate Targeting FPGA Look-Up Table"],"prefix":"10.1109","author":[{"given":"Nguyen Cong","family":"Dao","sequence":"first","affiliation":[]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2886364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2967401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7acb"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2791468"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746320"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC49074.2020.9051174"},{"key":"ref3","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439958"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843034"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032878"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681079"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6310-7"}],"event":{"name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2021,1,31]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2021,2,3]]}},"container-title":["2021 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9369688\/9369708\/09369751.pdf?arnumber=9369751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:19Z","timestamp":1652197339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9369751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,31]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iceic51217.2021.9369751","relation":{},"subject":[],"published":{"date-parts":[[2021,1,31]]}}}