{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:05:21Z","timestamp":1740099921348,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,31]],"date-time":"2021-01-31T00:00:00Z","timestamp":1612051200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","award":["NRF-2020R1F1A1055251"],"award-info":[{"award-number":["NRF-2020R1F1A1055251"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,1,31]]},"DOI":"10.1109\/iceic51217.2021.9369821","type":"proceedings-article","created":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T22:01:44Z","timestamp":1615413704000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Comparison of Hardware Accelerator of Matrix Multiplication with Approximate Adders"],"prefix":"10.1109","author":[{"given":"Yunchul","family":"Chung","sequence":"first","affiliation":[]},{"given":"Manhee","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"journal-title":"Hardware Accelerator of Matrix Multiplication on FPGAs Hardware Accelerator of Matrix Multiplication on FPGAs","year":"2018","author":"chen","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref5","first-page":"660","article-title":"Inexact Designs for Approximate Low Power Addition by Cell Replacement","author":"haider a f almurib","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.51"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/elex.16.20190043"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"}],"event":{"name":"2021 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2021,1,31]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2021,2,3]]}},"container-title":["2021 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9369688\/9369708\/09369821.pdf?arnumber=9369821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:20Z","timestamp":1652197340000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9369821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,31]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iceic51217.2021.9369821","relation":{},"subject":[],"published":{"date-parts":[[2021,1,31]]}}}