{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:22:45Z","timestamp":1725740565597},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,5]],"date-time":"2023-02-05T00:00:00Z","timestamp":1675555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,5]],"date-time":"2023-02-05T00:00:00Z","timestamp":1675555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,5]]},"DOI":"10.1109\/iceic57457.2023.10049959","type":"proceedings-article","created":{"date-parts":[[2023,3,10]],"date-time":"2023-03-10T18:20:59Z","timestamp":1678472459000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Impacts of Clock Constraints on Side-Channel Leakage of HLS-designed AES Circuits"],"prefix":"10.1109","author":[{"given":"Yuto","family":"Miura","sequence":"first","affiliation":[{"name":"Ritsumeikan University,Graduate School of Science and Engineering,Shiga,Japan"}]},{"given":"Takumi","family":"Mizuno","sequence":"additional","affiliation":[{"name":"Ritsumeikan University,Graduate School of Science and Engineering,Shiga,Japan"}]},{"given":"Hiroki","family":"Nishikawa","sequence":"additional","affiliation":[{"name":"Osaka University,Graduate School of Information Science and Technology,Osaka,Japan"}]},{"given":"Xiangbo","family":"Kong","sequence":"additional","affiliation":[{"name":"Ritsumeikan University,Graduate School of Science and Engineering,Shiga,Japan"}]},{"given":"Hiroyuki","family":"Tomiyama","sequence":"additional","affiliation":[{"name":"Ritsumeikan University,Graduate School of Science and Engineering,Shiga,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2924045"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1080\/23742917.2016.1231523"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613900"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"article-title":"A testing methodology for side-channel resistance validation","volume-title":"NIST Non-Invasive Attack Testing Workshop","author":"Goodwill","key":"ref5"},{"article-title":"A toolkit for power behavior analysis of HLS-designed FPGA circuits","volume-title":"Symposium on Low-Power and High-Speed Chips and Systems","author":"Zhang","key":"ref6"},{"journal-title":"Information Technology \u2013 Security Techniques \u2013 Testing Methods for the Mitigation of Non-invasive Attack Classes against Cryptographic Modules","year":"2016","key":"ref7"}],"event":{"name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","start":{"date-parts":[[2023,2,5]]},"location":"Singapore","end":{"date-parts":[[2023,2,8]]}},"container-title":["2023 International Conference on Electronics, Information, and Communication (ICEIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10049840\/10049805\/10049959.pdf?arnumber=10049959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T18:17:07Z","timestamp":1707848227000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10049959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iceic57457.2023.10049959","relation":{},"subject":[],"published":{"date-parts":[[2023,2,5]]}}}